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ABSTRACT Switching in power semiconductors with emerging materials such as silicon carbide (SiC)
leads to undesired overvoltages and oscillations that limit switching frequency, largely due to impedance in
the current commutation loop. Minimizing this parasitic impedance in printed circuit boards (PCB) requires
precise characterization. To this end, this work presents a new measurement method based on obtaining
S-parameters with a vector network analyzer (VNA) and on using a shielded flexible probe with mobile test
terminals. The flexible probe uses a metal shielding plane perpendicular to the PCB to prevent the main
measurement errors resulting from the variation in the magnetic flux responsible for loop inductance during
the VNA frequency sweep. The proposed curve-fitting procedure consists of measuring the characteristic
impedance and propagation time of the traces, considering they form ideal transmission lines. These values
are used for a nonlinear least squares adjustment for the actual line (with losses). Finally, an experimental
assembly with microstrip transmission lines was developed to validate the proposed method experimentally.
The experimental results were compared with those obtained by using a rigid test fixture as a reference, those
calculated analytically and those obtained from partial element equivalent circuit (PEEC) simulation. The
curve-fitting method yields better results than the analytical and the simulation methods and they exhibit
(up to 350 MHz) precisions of 1.37% in the characteristic impedance measurement and of 0.81% in the
propagation time.
INDEX TERMS Curve-fitting procedure, flexible test probe, impedance measurement, parasitic impedance,
printed circuit board (PCB), propagation time, silicon carbide (SiC), S-parameters, vector network analyzer
(VNA).
I. INTRODUCTION
Emerging wide bandgap (WBG) semiconductor materials,
such as silicon carbide (SiC), can switch higher frequencies
than silicon (Si)-based semiconductors; therefore, they allow
high power densities and efficiency in inverters. SiC-based
semiconductors have higher thermal conductivity, higher crit-
ical electric field, less permittivity and higher saturation
speed than Si-based semiconductors [1], [2]. Furthermore,
devices such as SiCMOSFET have lower parasitic capacities
between the connections of drain, source and gate regions
than their Si-based counterparts [3], which enables shorter
timeframes for voltage and current switching. However, this
The associate editor coordinating the review of this manuscript and
approving it for publication was Nagarajan Raghavan .
leads to very high voltage (dv/dt) and current (di/dt) vari-
ations [4]: dv/dt reaches 88 V/ns and di/dt 4.4 A/ns for
SiC MOSFET [5]. Consequently, unwanted overvoltages and
oscillations occur during the switching. The switching fre-
quency of power inverters is limited by the amplitude and fre-
quency of these oscillations, which depend on the impedance
in the current commutation loop. Therefore, achieving an
optimal design for SiC MOSFET-based inverters requires
precise characterization to minimize parasitic impedance [6],
[7]. In addition, high-frequency oscillations caused by par-
asitic impedance are the main electromagnetic interference
(EMI) sources [8]–[11] in inverters.
Parasitic impedance can be characterized experimentally
or by electromagnetic simulation using several numerical
methods that consider PCB geometry and materials [12].
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There are two methods for estimating parasitic impedance by
simulation: partial element equivalent circuit (PEEC) method
[13]–[15] and finite element analysis (FEA) method [16],
[17]; both have been used to characterize parasitic impedance
in power modules [14]–[16] and parasitic inductance in the
direct-current bus in SiC-based laminated inverters [18] and
in PCB-based busbars [19]. Numerical methods require exact
knowledge of the geometry, the materials used and their
properties to obtain precise results. They also involve a high
computational cost in complex structures that require an
analysis in the frequency domain.
Experimental techniques can be performed in the time
domain or in the frequency domain, depending on the
response analyzed by the measuring equipment. Time
Domain Reflectometry (TDR) [20] consists of obtaining the
step or impulse response of the circuit. The TDR measure-
ment method can be complex, especially due to frequency
errors [21] at each and every time instant, which requires
a later processing of the data [22]. The second technique
is the double-pulse test (DPT), used to study the switching
transients response in a hard switching of power electronic
devices [23] in a half-bridge branch. In this test, the switching
analysis makes it possible to obtain losses, visualize over-
shoots and estimate the parasitic inductance of the commu-
tation loop [24] in hard switching. This is an often-used
method to check the result of parasite reduction by observing
oscillation mitigation [19]–[25]. However, since inductance
in the commutation loop is estimated with the frequency of
voltage oscillations during switching and with the capacity
of the power device connection, it is impossible to distinguish
each parasitic impedance in the converter.
Impedance in the frequency domain can be measured using
an impedance analyzer [26] or a vector network analyzer
(VNA). The impedance analyzer was used to characterize the
parasitic impedance of the commutation loop in three-phase
two-level inverters up to 100 MHz [19] and in a T-Type
inverter up to 10 MHz [27], both with a custom-designed test
fixture. It was also used to characterize parasitic impedance
in Si power semiconductor devices [28] and in SiC devices
[29]. The VNA characterizes impedance in the range from
hundreds of kHz to GHz using S-parameters. It was used to
determine parasitic impedance in a small-sized PCB for a
gallium nitride (GaN) low-power converter [30] with mea-
surement connections integrated in the PCB, in other words,
using rigid test fixtures. The VNA was also used to char-
acterize parasitic impedance in discrete devices and power
modules with one-port and two-port measurement techniques
[31]. In contrast, commercial flexible test fixtures, such as
the currently available Keysight 16089D and E, are limited
in frequency up to 13 MHz [32].
Therefore, to the best of our knowledge, no method has
been found in the literature for measuring impedance in PCB
with measuring terminals spaced several centimeters apart,
as those found in converters in the tens of kW range.
The aim of this paper is to present a method for frequency
characterization up to 350 MHz of parasitic impedance in
FIGURE 1. Experimental setup and the proposed shielded probe.
FIGURE 2. Impedance measurement methods in shunt connection with
VNA: (a) 1-port reflection, (b) 2-port shunt-thru.
PCB with long traces, such as laminated busbars, based on a
new test fixture (flexible test probe) with measuring terminals
spaced up to 20 centimeters apart. The flexible test probe is
formed by a shielded probe with one rigid connection and
one flexible connection, as shown in Fig. 1. A microstrip
transmission line was used for validation and the results are
similar to those obtainedwith an identical microstrip based on
a rigid test fixture designed to be used as a reference. These
measures were also compared with those obtained by PEEC
electromagnetic simulation and with calculations obtained
analytically, and showed a clear improvement in precision.
II. IMPEDANCE MEASUREMENT
A. IMPEDANCE MEASUREMENT WITH VNA
The VNA is used to measure the S-parameters of the con-
nected DUT (device under test), the reflection coefficient
(S11) in one-port configuration (Fig. 2 (a)) and the transmis-
sion coefficient (S21) in two-port configuration with the DUT
connected in series or shunt (Fig. 2 (b)). Depending on these
measurements and the reference measurement (Zref) used,
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The precision of each of these methods depends on the
range of impedance values to be measured [33]. The one-port
reflection method is appropriate for the low-to-middle
impedance range (0.5  – 2 k). In contrast, the series-
thru connection in the two-port method allows the charac-
terization of impedance from tens of  to tens of k, while
the shunt-thru connection is preferable for low impedance
values (250 µ - 25 ), such as those in PCB traces
with inductance values in the nH range. Therefore, given
that the impedance value is low, the measurement method
used for parasitic impedance in PCB traces is the two-port
shunt-thru.
The VNA-DUT connection usually requires a specific
test fixture. Commercial test fixtures can characterize the
impedance of discrete electronic components in standard
through-hole or surface-mount packages. However, when the
DUT is not a standard discrete component or cannot be con-
nected directly to the VNAwith a coaxial, an interconnection
PCB (test fixture) has to be designed between the VNA ports
and the DUT terminals to preciselymeasure impedance based
on the frequency. In all cases, as part of the measurement, the
equipment has to be calibrated to eliminate the influence of
the test fixture in the measurement.
B. FLEXIBLE TEST PROBE FOR PARASITIC IMPEDANCE
MEASUREMENT
The purpose of the proposed probe is PCB characterization
between spaced-apart points. As shown in Fig. 1, the probe
connects with VNA PORT-1 and PORT-2 terminals by means
of a coaxial T-connector with SMA terminals. It is formed
(see Fig. 3) by a pigtail coaxial cable and a RG-316/U-type
ground coaxial cable that allows the current to return to
ground. The probe pigtail has an SMA connector at one
end and is open at the other. To facilitate the connection
with the measurement point in any plated hole of the PCB,
the central pigtail conductor is connected to a test pin at the
open end while the shield is connected to the ground coaxial.
The central conductor and shield of the ground coaxial are
short-circuited at both ends. The characteristic impedance of
both cables is 50 , like the impedance of the VNA ports.
The pigtail cable is 100 mm long with an outside diameter
of 1.37 mm, while the RG-316/U-type ground coaxial is
220 mm long.
The ground cable is a moving part of the probe that can
be adapted to different connection points in the PCB, thus
avoiding the need to develop a rigid test fixture for every
measurement. However, the probe is on an isolated conductor
plane perpendicular to the horizontal plane of the PCB where
the measurements are taken. The purpose of this conductor
plane is to shield the magnetic field, whose source is the
current circulating during the frequency sweepwith the VNA.
The design criterion for the proposed flexible test probe is that
FIGURE 3. Flexible test probe for impedance measurement.
FIGURE 4. Variation in the current path: (a) path in calibration and
(b) path in the DUT measurement.
the size of the conductive sheet is larger than the size of the
loop. Therefore, the aspect ratio of the conductive sheet can
be adapted according to the size of the trace to be measured.
To prevent unacceptable errors, both the VNA cables and
the pigtail must remain in the same position during the
calibration and measurement.
C. FLEXIBLE TEST PROBE PARASITES
When measuring low impedance with the flexible test probe,
there are parasitic series impedances that cannot be fully com-
pensated with calibration. This limits the probe frequency
range.
Measurement errors are due to variations in the probe
parasitic impedances between calibration and measurement.
Firstly, this is due to variation in the probe spatial position
(with respect to open-circuit calibration), which produces
variations in parasitic capacities between the probe and the
measurement environment. Secondly, the shape adopted by
the flexible test probe varies, causing an inductance change
in the probe with respect to the short-circuit calibration.
Therefore, the flexible test probe must be kept in the same
position during calibration and measurement to prevent vari-
ations in parasitic impedance. However, as shown in Fig. 4,
this is not possible with the ground coaxial cable, since the
forced variation in the shape of the cable during calibration
and measurement causes a variation in the loop inductance
Lloop due to the current loop between the DUT and the probe.
However, if the ground coaxial plane is kept perpendicular
to the PCB in both measurements, the variations in parasitic
capacities are negligible.
The inductance of loop Lloop depends on the current
iVNA(ω) and on the magnetic flux 9 enclosed by the loop.
Magnetic field B is related to magnetic vector potential A as
B = ∇ × A (4)
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FIGURE 5. Probe with parasite mitigation techniques.
Using Stokes’ theorem, magnetic flux 9 through the sur-
face enclosed by the loop 0 is equal to the integral of the
magnetic vector potential A around the loop 0, so that the








This expression is valid as long as the current density is
constant and there are no nonlinear magnetic materials in
the surrounding medium. Therefore, Lloop is a function of
the loop shape and its dimensions, as well as of the material
properties of the surroundingmedium. As shown in Fig. 4, the
loop shape 0CAL during calibration is different to the loop
shape in the DUT measurement 0DUT due to varying DUT
lengths and the calibration load, so Lloop is different in both
situations.
D. PARASITE MITIGATION TECHNIQUES
By calibrating with different loads, the probe parasitic
impedances, the set of cables and the coaxial connectors
plugged into the VNA ports are measured and compensated.
The calibration standard used in the VNA is SOL, which
consists of calibrating with three loads: a short-circuit (S),
an open circuit (O) and a load of 50  (L).
Parasitic impedance due to the position of the ground
coaxial cannot be removed, but can be minimized. To that
end, the ground cable is always perpendicular to the measure-
ment plane, as shown in Fig. 5, where the ground cable has
been attached to a supporting element made of non-magnetic
material.
The loop inductance created by the ground cable can be
prevented by cancelling the magnetic field BLoop(ω), whose
source is the measurement current iVNA(ω). A 35-µm-thick
copper sheet is used as shielding for that purpose and the
ground cable is attached to it. As can be seen in Fig. 5 eddy
currents are induced with the same frequency as iVNA(ω) and
they flow in closed loopswithin the copper shield. These eddy
currents also produce a magnetic field Bind that opposes the
field that generates them.
This manages to reduce the total magnetic flux responsi-
ble for loop inductance during the VNA frequency sweep.
However, in the frequency range of interest, the use of the
shielding board slightly changes the impedance of the PCB
FIGURE 6. Structure of a microstrip.
TABLE 1. Design parameters of reference microstrip.
trace due to the proximity effect, which affects the attenuation
factor α, as pointed out in Section V-C.
III. EXPERIMENTAL SETUP
A. REFERENCE CIRCUIT
Microstrips are transmission lines that have been widely stud-
ied in the literature [34], [35], which is why they were chosen
as the reference circuit. As shown in Fig. 6, a microstrip
is formed by two copper conductors with conductivity σCu
printed on both external sides of the dielectric substrate with
a thickness h and dielectric permittivity εr,FR4.
The signal conductor with width w and thickness t is on
the top side of the PCB (see Fig. 6). There is a conductor
with width g and thickness t on the bottom side as a ground
plane. Themedia forming the structure are not magnetic, their
magnetic permeability is considered to be the same as in the
vacuum µ0 (µmask ≈ µFR4 ≈ µCu ≈ µ0). The PCB is cov-
ered by a protective isolating mask with relative permittivity
εr,mask similar to that of the substrate and permeability equal
to that of the vacuum. The geometric parameters and physical
properties used to manufacture the microstrip transmission
line are shown in Table 1.
Although there are two means of propagation (substrate
and mask), given that the geometric dimensions of the
microstrip are far shorter than the length of wave λ, it can be
considered that there are neither electric nor magnetic com-
ponents in the direction of propagation, hence the field propa-
gates as a transverse electromagnetic (TEM) wave. This type
of propagation solves the fields as if they were quasi-static
(DC). According to this approach, in the calculation of the
characteristic impedance Z0, the substrate-mask media are
replaced by a homogenous medium with effective dielectric
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FIGURE 7. Experimental PCB developed for validation tests.
constant εr,eff [36], [37] that depends on the geometry and
properties of the media. Therefore, Z0 can be expressed as
a function of εr,eff and of capacity Ca (εr = 1) per unit








and the phase constant β based on the angular frequency ω as
β = ω ·
√
εr,eff · c−1 (7)
B. EXPERIMENTAL PCB AND VNA
An experimental PCB (Fig. 7) was developed to conduct the
tests and to validate the proposed measurement procedure.
The substrate chosen for the PCB is FR4, the finish pro-
tecting the copper traces from corrosion is electroless nickel
immersion gold (ENIG) and the mask thickness, although not
specified by the manufacturer, is considered less than 25 µm,
according to [39].
As shown in Fig 7, there are two identical microstrip
transmission lines (MUT and REF) in the experimental PCB
that are both 122 mm long; their parameters are as defined
in Table 1. Both lines have a shorting via at one end (all the
vias used are 0.762 mm in diameter). The reference transmis-
sion line (REF) has a coaxial SMA connector plugged into the
VNA by coaxial cables. The other transmission line (MUT),
for the measurement method with the flexible test probe, has
two vias at both ends to connect the test pins of the developed
probe.
Furthermore, as shown in the top part of Fig. 7, there are
two load calibration kits: CAL.SMA, to be used with the REF
line, and CAL.PROBE, for the MUT line. The CAL.SMA
calibration kit uses the same connector type (SMA) as the
REF line to compensate the error introduced in the measure-
ment by the connector. The precision of the 50  loads is
1% connected to traces as short and as wide as possible.
In the CAL.PROBE kit, a 0603 package is used to minimize
the parasitic impedance of the 50  load. The same type
of traces (short and wide) are used in the short-circuit load.
Impedance was characterized using the Keysight VNA
FIGURE 8. Measurement of the MUT line with the proposed probe.
E5061B (Fig. 8), which calculates impedance from scattering
parameters [33].
IV. PCB CHARACTERIZATION
A. DIRECT MEASUREMENT PROCEDURE
The behavior of the transmission line is characterized by its
surge impedance Z0 and by its propagation constant γ . As the
measured frequency range is below 1 GHz, the conductance
of the PCB substrate can be considered negligible compared
with line capacity C , and, if the traces have a negligible
resistance compared with inductance L, their behavior can be





and the propagation constant is a pure complex number equal
to the phase constant β
γ = jβ = jω ·
√
L · C (9)
The frequency characterization of a PCB trace can occur
with the line ending in an open circuit or in a short-circuit.
However, a line ending in a short-circuit was chosen to visu-
alize the error introduced by the parasitic inductance due to
the ground-return current, since the line is inductive until it
attains the anti-resonance frequency.
In short-circuit conditions, the input impedance Zi of a line
without losses and with length l is a complex value given
by [40]
Zi = jZ0 · tan(β · l) (10)
The product of phase constant β of the wave and length l
of the line is known as the electric length θ and its relation to
the length of wave λ is
θ = 2 · π · l · λ−1(β · l) (11)
The wavelength is the quotient between the wave propaga-
tion speed in medium vp and its frequency f ; reordering the
terms in (11) electric length θ can be expressed in terms of
the wave angular frequency ω, thus obtaining
θ = ω · l · v−1p (12)
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this relationship can be expressed by the line delay time tpd
(time a wave takes to travel 1 m at propagation speed vp) as
θ = ω · l · tpd (13)
According to (10) when θ = π/2, the input impedance
presents a maximum, which occurs for a wave length of
λ/4 and at the anti-resonance frequency fλ/4, as shown
in Fig. 12. Therefore, ωλ/4 is obtained directly from the
experimental measurement, which enables tpd and vp. to be
calculated from the relationship
tpd = π ·
(
2 · ωλ/4 · l
)−1 (14)
The line characteristic impedance Z0 is obtained from the
measurement value at fλ/8, since, according to (10), the mea-
sured impedance is directly Z0 for a length λ/8 (θ = π/4).
This analysis is similar and equally valid for transmission
lines ending in an open circuit. Using the same procedure,
a transmission line ending in an open circuit can be char-
acterized from the measurement of fλ/4 and fλ/8, due to the
dependence of the input impedance on the cotangent of θ .
B. CURVE FITTING PROCEDURE
In an ideal short-circuited transmission line, impedance at
the anti-resonance frequency tends to be infinite. However,
the impedance measurement, obtained at fλ/4, is always a
finite value. Therefore, the transmission line behaves like a
line with low losses whose attenuation constant α is other
than zero. Considering a line model with losses involves
introducing new unknowns: besides Z0 and tpd , the unknown







R · Z−10 + G · Z0
)
(15)
where R is the resistance per unit of length and G the con-
ductance per unit of length. Disregarding resistance in DC,
R is proportional to the root of the frequency due to the skin
effect, and G depends directly on the frequency; therefore, α
can be expressed in terms of the constants k1 and k2 as
α ≈ k1 ·
√
f + k2 · f (16)
Z0 and tpd are calculated by the direct measurement proce-
dure and refined by using nonlinear least-squares minimiza-
tion [41], which is also applied to find k1 and k2. Nonlinear






where Zi is given by
Zi = |Z0 · tanh (γ · l)| (18)
and ZVNA are the experimental values measured by the VNA.
The Z0, tpd, k1 and k2 values are iterated until a satisfactory
result is reached with a coefficient R2 above 0.95.
C. PEEC SIMULATION
The partial element equivalent circuit (PEEC) method allows
the physical layout of a circuit to be turned into a lumped
element circuit network. The PEEC method analyzes static
and quasi-static problems and it is used to extract par-
asitic inductances and capacities in power module pack-
ages, busbars and electromagnetic compatibility (EMC)
applications [14].
Based on the data in Table 1, the microstrip line was
modeled in PEEC as two rectangular conductors. Two static
conditions are simulated to obtain the microstrip character-
istic impedance and delay time. Firstly, the conductors are
considered surrounded by air, without a substrate or a mask.
The equivalent capacity between both conductors forming the
microstrip is obtained from the PEEC analysis and its value
per unit of length with air substrateCa is obtained by dividing
by the transmission line length. Secondly, the FR4 substrate
and the solder mask with relative permittivity εr,mask = 4.2
and a constant height of 25 µm are considered. The capacity
obtained per unit of length in these conditions is CFR4. The
quotient between both is the so-called the effective dielectric
constant (εr,eff )
εr,eff = CFR4/Ca (19)
The characteristic impedance Z0 of the microstrip line is
calculated through (6) with Ca and εr,eff , obtained in the
PEEC analysis, while the propagation delay tpd per unit of





A. MAGNETIC SHIELD ANALYSIS
The probe is characterized with and without the mag-
netic shield to assess its effects on the proposed probe.
The inductance measurements for both probes are com-
pared in Fig. 9. The inductance value of the shielded probe
includes the pigtail, the SMA connector and the ground cable.
Consequently, for a frequency of 10 MHz, for example,
the inductance measured in the unshielded probe is 184 nH;
with shielding, the value the value drops to 77.54 nH.
As can be seen in Fig. 9, the unshielded probe behaves as an
inductance up to the resonance frequency of 124 MHz; after
that, the capacitive effect predominates. When the ground
return loop is shielded, in other words, with the shielded
probe, the resonance frequency rises up to 218 MHz due to
the decrease in loop inductance. There is also attenuation
in the impedance due to an increase in power dissipation
(Fig. 10).
Shielding effectiveness (SEdB) is defined by the attenuation
of the magnetic field after passing through the shielding.
In this case, shielding losses are due to absorption losses
AdB and reflection losses RdB [42]. Due to the Joule effect,
absorption losses appear inside the metal shielding when
eddy currents circulate. These absorption losses depend on
the penetration depth of the skin effect and the shielding
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FIGURE 9. Inductance measured with the probe with and without
shielding during the short-circuit calibration from 100 kHz to 500 MHz.
FIGURE 10. Impedance measured in the probe with and without
shielding during the short-circuit calibration from 100 kHz to 500 MHz.
thickness; the thinner the shielding, the less absorption losses.
Reflection losses appear as a result of the difference between
the characteristic impedances between the medium where the
incident wave is propagated (air) and the shield copper.
Fig. 11 shows the SEdB for a 35-µm copper sheet, consid-
ering a distance of 1.5 mm between the central conductor of
the ground cable and the shielding plane. These calculations
were made using the approximate expressions for near-field
magnetic shielding effectiveness developed for the copper
in [42]
AdB = 8.686 · (s/δ) (21)
RdB = 14.57+ 10 · log(f · r2) (22)
SEdB = AdB + RdB +MRdB (23)
where s is the thickness of the copper shielding, δ is the
penetration depth due to the skin effect in the copper, f is
the frequency and r is the shielding distance. The term MR
corresponds to losses due to multiple reflections appearing in
the shielding copper.
FIGURE 11. Shielding effectiveness of the magnetic shield.
Therefore, the calculated attenuation is 19 dB at 1 MHz,
and it increases with the frequency. However, for frequencies
below 1MHz, the shielding was observed to be less effective,
4.7 dB at 200 kHz. Consequently, the option chosen was a
shield with a second copper plane with the same characteris-
tics and 1.6mm apart from the other plane to strengthen atten-
uation in the magnetic field for frequencies below 1 MHz.
A two-sided, 35-µm-thick copper PCB was used to construct
the double shielding.
B. DIRECT MEASUREMENT PROCEDURE
This section presents the characterization results of the REF
and MUT microstrips applying the direct measurement pro-
cedure, which was previously described in SECTION IV-A.
The REF microstrip is measured using a rigid SMA
connection and the MUT line with the proposed flexible test
probe.
Fig. 12 and Fig. 13 show the impedance and phase of
the REF and MUT lines measured based on frequency
up to 500 MHz. The measured anti-resonance frequency,
corresponding to a wave length of λ/4, is 324.41 MHz in
the REF line and 327.22 MHz in the MUT. Fig. 12 shows
that impedance changes from inductive to capacitive at the
anti-resonance peak, which is larger in the REF line than
in the MUT line. This is because skin effect losses in the
shielding have not been fully compensated by the probe
change in geometry in the MUT line. In an ideal transmission
line, impedance at anti-resonance is infinite and its value
drops as the resistive component increases. The same can
be concluded from Fig. 13, which shows a smaller gradient
(in the phase change) in the MUT line than in the REF line.
This figure also reveals how the phase exceeds −90◦ from
380 MHz, probably due to an equivalent parasitic capac-
ity that has not been compensated during calibration. This
capacity limits the probe frequency scope.
C. CURVE-FITTING PROCEDURE
As described in SECTION IV-B, the behavior of the
microstrip line is similar to the behavior of a line with
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FIGURE 12. Impedance measured in the REF and MUT lines from 100 kHz
to 500 MHz.
FIGURE 13. Impedance phase measured in the REF and MUT lines from
100 kHz to 500 MHz.
losses using an iterative method (curve-fitting procedure) to
measure impedance. This method was applied to the REF
and MUT lines, which were measured with rigid SMA con-
nectors and a flexible test probe, respectively. The maxi-
mum adjustment frequency considered in the procedure was
350 MHz.
Fig. 14 and Fig. 15 show the impedance and the phase
of the REF and MUT lines based on frequency. The
anti-resonance frequency obtained is now 324.34 MHz in the
REF line (almost the same result as before) and 326.92 MHz
in the MUT; in other words, the error with the flexible test
probe can be reduced to 0.8%.
When the curve-fitting procedure is applied, the measure-
ment with SMA terminal in the REF line gives a value
for α of 0.21 Np/m at 500 MHz. This value contrasts with
the one obtained with the flexible test probe for the MUT
line, 0.24 Np/m. This is an error of 14.3% due to atten-
uation or losses in the flexible test probe that have not
been considered in the adjustment model, and they exist,
FIGURE 14. Impedance of the REF and MUT lines adjusted by the
curve-fitting procedure.
FIGURE 15. Phase of the REF and MUT lines adjusted by the curve-fitting
procedure.
and are included, in the attenuation of the propagation
constant.
D. COMPARATIVE RESULTS
Table 2 compares the results of the surge impedance Z0 and
the propagation delay tpd obtained experimentally by direct
measurement and curve-fitting procedures with the results of
the PEEC simulation and those obtained analytically using
the closed-form formula [43] applying the microstrip param-
eters given in Table 1. The PEEC simulation results were
obtained using expressions (19) and (20) by calculating the
capacity of the microstrip surrounded by air and without a
substrate Ca, and the capacity of the microstrip consider-
ing the FR4 substrate and a mask with relative permittivity
εr,mask = 4.2.
The results (Table 2) are compared using the result
obtained in the curve-fitting procedure on the microstrip REF
line as a reference. Consequently, the propagation time has an
error under 1% in all cases. However, the errors are greater
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TABLE 2. Impedance and propagation delay estimation.
in the case of characteristic impedance, attaining values of
up to 12.7% in the PEEC simulation, probably because it
is impossible to model actual conductor traces as they have
tolerances, rough surfaces and, generally, a trapezoidal shape.
The error (9.51%) in the characteristic impedance obtained
analytically with the closed-form formula [43] is probably
caused by the precision of the expressions based on the
microstrip geometry and by considering the mask as uniform
and having a constant height over the top conductor.
The direct measurement procedure applied to theMUT line
gives an error of 1.96% in impedance and 0.89% in propaga-
tion time. These errors are mainly caused by impedance vari-
ation due to changes in the probe shape between calibration
and measurement. Although considering the line without any
losses simplifies the calculation procedure, it also introduces
a certain error.
The curve-fitting procedure applied to the MUT line with
the proposed probe has errors of 1.37% in impedance and
0.81% in propagation time. This technique offers very precise
values and has the advantage of determining the impedance of
a long trace in a PCB (with a separation of several centimeters
between the connection points) to avoid conducting a fixed
fixture test for every trace.
The phase constant β can be directly obtained from tpd by
applying (11) and (13). The ABCD matrix, together with Zo,






cosh(α + jβ) · l Z0 · sinh(α + jβ) · l
1
Z0
· sinh(α + jβ) · l cosh(α + jβ) · l
]
(24)
and the T-equivalent circuit for the two-port network is easily
calculated from the ABCD parameters [40].
VI. CONCLUSION
This article presents a characterization procedure for PCB
traces with ends (connection points for the measurement) that
can be spaced several tens of centimeters apart. Impedance
measurement is based on the S-parameter measurement
through a VNA using the two-port shunt-thru method. To that
end, this work proposes the use of a flexible probe (Fig. 3)
formed by a pigtail coaxial cable and a ground coaxial placed
on a copper plate perpendicular to the measurement plane.
This manages to minimize the main measuring errors, which
are due to the magnetic flux responsible for loop inductance
during the VNA frequency sweep.
If the line is considered ideal, the propagation time
tpd is obtained directly from measuring impedance at
anti-resonance frequency fλ/4, while the measurement
obtained at length λ/8 is directly the characteristic impedance
Z0. However, as observed experimentally, the line behaves
like a line with low losses. This involves introducing a
new unknown, which is the attenuation constant α; conse-
quently, the curve-fitting procedure was developed to deter-
mine the parameters of thismodel with losses. In the proposed
method, the starting point is the initial measurement of tpd
and Z0 obtained using the direct method, and a nonlinear
least-squares method is applied to obtain the values of α,
Z0 and tpd , which minimize the objective function defined
by (18). Two identical microstrip lines were used to validate
the method described with the shielded flexible probe: one
with a rigid test fixture serving as a reference and another
for measuring with the proposed procedure. The values were
compared with each other, with the values calculated using
an analytical approximation and with those obtained from the
PEEC simulation. The results (Table 2) show that the curve-
fitting procedure is extremely precise compared with the ref-
erence measurement obtained with the rigid test fixture, and
they are an improvement over those of the directmeasurement
method, of the analytical results and of the results calculated
by the PEEC simulation.
Lastly, as the probe is flexible, there is no need to design
a specific test fixture for the measurement of the traces in
a PCB. The flexible probe procedure can also be applied to
characterize laminated busbars in PCBs. Likewise, the flexi-
ble test probe can be used not only for impedance measure-
ment, as in the microstrip, but also for the measurement of
parasitic inductances in PCB traces of power semiconductor
devices (for example, in a half-bridge).
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